Results for this particular design show a 6-dB improvement in receiver output with the collapse voltage reduced by one-half; while in transmit mode, half the input voltage is needed to achieve the same maximum output pressure.
I. Introduction a s suggested by the simple linear parallel plate capacitive micromachined ultrasonic transducer (cmUT) equivalent circuit, which is suitable for modeling small signal receive mode operation, the electromechanical transformer ratio of a cmUT is determined as the product of the dc electric field and the device capacitance [1] . In the transmit mode, where large voltage signals are applied to obtain large membrane displacement swings, the electrostatic force applied to the cmUT membrane is a quadratic function of the ratio between the applied voltage to the instantaneous gap [2] . Therefore, one should reduce the gap between the top and bottom electrodes of the cmUT for efficient operation with reduced voltage levels. limitations to the gap thickness will be the minimum gap thickness required for the desired transmit pressure at the operation frequency and the fabrication process limitations.
Ideally the gap between the electrodes is filled with vacuum and can be completely traversed during the cmUT operation, but most realistic cmUT structures are as shown in Fig. 1 . a layer of dielectric material exists between the top and bottom electrodes to ensure that the electrodes do not electrically short during full gap swings in transmit and near collapse operation during receive. This layer of dielectric material must by design be able to withstand the maximum electric fields generated within the material during cmUT operation, especially if the cmUT has already collapsed and the electrodes are separated only by the thin dielectric layer [3] [4] [5] [6] . If one keeps the movable vacuum gap thickness the same to retain the same membrane displacement range, for a given applied voltage, this dielectric layer reduces the electric field and the device capacitance because it effectively increases the vacuum gap thickness. as further discussed below, the choice of the dielectric layer becomes a significant factor in determining the electromechanical performance of the cmUT, especially when the vacuum gap thickness is small (<100 nm). materials such as low-pressure chemical vapor deposition (lPcVd) silicon nitride (si x n y ), plasma-enhanced chemical vapor deposition (PEcVd) si x n y , thermal silicon oxide (sio 2 ), and PEcVd sio 2 are traditional dielectric materials in semiconductor processing and are commonly used as the insulation dielectric material in different cmUT fabrication processes [7] [8] [9] [10] . Here we focus on a low temperature surface micromachining-based cmUT fabrication process, which allows monolithic integration of complementary metal oxide semiconductor transistor (cmos) electronics and cmUT imaging arrays [11] [12] [13] . This approach is particularly suitable for catheter-based ultrasound imaging applications where small size and flexibility is important [6] , [14] , [15] .
In low temperature surface micromachining processes for cmUTs, it is convenient to use the same PEcVd si x n y (abbreviated as sin) as the dielectric insulation material [7] , [11] , [16] , [17] and membrane structure material. However, as demonstrated below, higher performance cmUTs can be realized by choosing a high-κ dielectric material (high dielectric constant κ as compared with silicon dioxmanuscript received april 29, 2014 ; accepted september 29, 2014 . This work was supported by award numbers U01 Hl121838 and r01 Eb010070 from the national Institutes of Health (nIH), bethesda, md. The content is solely the responsibility of the authors and does not necessarily represent the official views of the nIH.
The authors are with the G.W. ide) with minimal adverse effects in terms of achievable device capacitance and electric field. There are many high-κ materials cited in literature with dielectric constants ranging from 9 to 200 [18] , [19] . However, there is a tradeoff between dielectric breakdown strength (E bd ) and the dielectric constant κ. This is a non-linear relationship shown both in theory and in experiments [18] , [20] , meaning that a decrease in dielectric strength corresponds to an increase in κ value. In selection of a suitable high-κ dielectric material to improve capacitance while designing for maximum voltage requirements of cmUTs, we took a balanced approach in material selection of these 2 parameters. according to robertson [20] , dielectric materials with a good balance between κ and E bd are Zro 2 , Hfo 2 , la 2 o 3 , y 2 o 3 , and sro. We chose hafnium oxide (Hfo 2 ) for the study of this paper due to its promising material performances in terms of κ and E bd and its wide use in the scale-down of cmos [21] . although there are many methods to deposit high-κ dielectric materials such as sputtering and chemical vapor deposition, here the method of ald is selected. This method is attractive for cmUT application because of its low temperature processing, conformal deposition over large areas, intrinsically stress-free film, and ability to have nanometer precision control over the thickness of the film [22] , [23] .
In this paper the ald Hfo 2 (abbreviated Hfo) film is deposited at 250°c and both κ and E bd are characterized in section III. We note that previous work with ald materials for cmUTs focused on advantages of aluminum oxide (al 2 o 3 ) as a thin conformal structural film as a membrane material [24] , [25] . another initial investigation of Hfo 2 as a potential high-performing dielectric layer for air coupled cmUTs have been performed in [26] . The advantages of using ald materials for collapsed-mode cmUT operation due to its high dielectric constant have also been proposed, but no optimization study or experimental data has been provided [27] .
In this paper, we explore the performance improvements through the use of high-κ insulation layer in cmUTs fabricated through a low temperature surface micromachining process, which is compatible with cmos integration. We investigate the effect of the insulation layer on transmit and receive performance by using a simple parallel plate model and consider practical limitations due to electrical breakdown. We compare the modeling results for sin and Hfo. We then present Hfo characterization results and details of cmUT fabrication using Hfo. Finally, we present comparative experimental results on cmUTs with sin and Hfo insulation layers demonstrating the performance advantages of high-κ dielectrics.
II. Effect of dielectric Insulation material on cmUT Performance
To evaluate dielectric insulation materials for cmUT applications, we follow a step-by-step approach. We first focus on the electrostatic force and transformer ratio, limited by the breakdown strength and at the limit of vanishing vacuum gap. We then calculate these parameters specifically for Hfo and sin materials for practical vacuum gap and insulation layer thickness. Finally, we impose the collapse voltage limitations on these curves for a particular cmUT geometry used in experimental comparisons.
A. Criteria for Choosing the Insulation Layer Material
Using a simple parallel plate model as shown in Fig. 1 , the electrostatic force applied to the electrodes, F el , can be written as
where ε 0 is the permittivity of free space (F·m −1 ); κ is the dielectric constant or relative permittivity of the material (unitless); g 0 is the initial vacuum gap (m); V(t) = V DC + V AC is the total input voltage (V). The term in the denominator of (1) is also known as the effective gap (g eff ) of the cmUT, in which the vacuum and dielectric layer thicknesses can be lumped into a single term and expressed as
where t d is the thickness of the dielectric layer. This is simply an equivalent vacuum gap value that represents the same capacitance between the top and bottom electrodes of a capacitor. To evaluate the effect of the dielectric material on the electrostatic force, one can consider the limiting case that the vacuum gap g is close to zero, and the voltage on the dielectric layer is at maximum value (i.e., V = E BD t d ). In this case, the electrostatic force approaches the value
This result shows that for larger electrostatic force generation in the transmit mode, one should choose the dielectric material with the larger E BD κ product. For example, sin has E BD in 4 to 9 mV/cm and κ in the 6 to 7 range [28] , which depends on the plasma power, gas ratios, temperature, and processing pressure of deposition. The particular nitride layer we use for cmUT-on-cmos processing has E BD = 6.5 mV/cm and κ = 6.3 [29] . In comparison, Hfo has E BD in the 4 to 6.7 mV/cm range [18] depending on the molecular structure it takes during various deposition conditions. low-temperature Hfo typically has breakdown strength of 4 mV/cm and κ in the 14 to 16 range as deposited below 300°c. However, higher κ values, in the 20 to 25 range, can be achieved with either higher deposition temperatures, as high as 370°c [30] [31] [32] , or post-deposition high temperature annealing in the 300 to 500°c range [18] , [20] . leakage current improvements were also previously observed and reported after annealing, reducing the physical defects that may exist inside the thin film after deposition. because most of the quoted annealing recipes are within the thermal budget of a cmos compatible process, these methods can be used to enhance Hfo properties for cmUT-on-cmos implementation. as described in section III, the particular Hfo layer we deposited has E BD = 4 mV/cm and κ = 16. Therefore, one can expect up to 2.5 times improvement in electrostatic force generated when sin is replaced with Hfo and each film used close to their breakdown limit.
For the receive mode, one can use the small signal equivalent circuit turns ratio, η [33] , as a comparison metric, especially when a low impedance transimpedance amplifier (TIa) is used to convert the current at the output of electromechanical transformer to voltage. a TIa with negligible input impedance will effectively short circuit both the cmUT and parasitic capacitances. as compared with high input impedance voltage amplifiers, this approach significantly reduces the negative effects of parasitic capacitance and ensures constant voltage operation. consequently, a TIa-based receiver has been popular for integrated circuit (Ic) design for cmUTs, and in this context provides us with a metric independent of the parasitic capacitance [10] , [34] . With low receiver impedance, the output current (neglecting the spring softening effect) will be proportional to η, which is given by
where x is the absolute value of the displacement of the membrane from the initial gap with applied bias and g = g 0 − x. If again one considers the limit where the vacuum gap vanishes and maximum field sustainable on the dielectric layer is used (i.e., V DC = E BD t d ), the transformer ratio takes the form
Therefore, for higher receive sensitivity, one should use the dielectric with a high E BD , but especially high κ due to the quadratic dependence. In addition, the dielectric material that can be deposited as a thinner high-quality film should be selected to minimize t d without compromising the dielectric properties. For example, when used at the limiting field strength, Hfo should provide up to 3.8 times larger η as compared with sin of the same thickness. However, as discussed below, reliable deposition of sin is limited to about 200 nm, whereas thinner layers of Hfo can be deposited with good dielectric properties, leading to a more significant advantage.
To analyze the effect of the insulation layer on coupling coefficient of a parallel plate cmUT model, one can modify the expression in a16 from [35] such that:
Here, C p is the parasitic capacitance and C a = [ε 0 A/(g eff − x)] is the active device capacitance under applied bias voltage. note that if one uses a high-κ dielectric material, then g eff is reduced while keeping the same vacuum gap. This implies that although all cmUTs would theoretically achieve k T 2 1 = at collapse (x = g eff /3), this limit will be approached with a smaller dc bias with reduced g eff . In addition, for any given stable dc bias and nonzero C p , k T 2 will be larger because C a is larger (i.e., the ratio C p /C a is smaller). The relevant graphs for the effect of parasitic capacitance on coupling coefficient can be found in [35] . Given the same mechanical properties for the cmUT (same mechanical q), the noise figure will also improve with larger coupling coefficient as described in [36] .
B. Comparison of HfO 2 and PECVD Nitride Insulation Layers in Transmit Mode CMUT Operation
The maximum output pressure of a transmitting cmUT is determined by the ability to reach full gap swing when actuated. It is important to achieve the same full gap swing with a smaller voltage input (i.e., higher transmit sensitivity). This is especially significant in case of cmUT-on-cmos integration applications when pulse amplitudes generated by Ic pulsers are limited by the cmos fabrication process [11] . For a fair comparison be-tween Hfo and sin insulation materials we compare the electrostatic force, F eld , generated for the same input voltage using (1) for the same vacuum gap. We then normalize F eld with the maximum electrostatic force generated for the same vacuum gap, i.e., without the dielectric insulation layer (t d = 0), F elnd , to arrive a force ratio, R F :
Fig. 2 plots R F as a function of the vacuum gap thickness for different practical Hfo and sin insulation layer thicknesses. The thickness of sin is fixed to 200 nm due to the practical minimal thickness achievable during fabrication, and is further explained in section IV. The breakdown field is not considered as a limitation in this graph. The thinnest insulation layer shows the closer behavior to the ideal case (R F = 1), as expected. For gap thickness larger than 200 nm, all insulation layers considered achieve R F > 0.75 (i.e., the insulation layer material does not make a significant difference for large gaps). However, for small gap thicknesses, 50 nm and below, which are important for high frequency applications, the difference is significant. For example, R F = 0.64 and 0.37 for 200-nmthick Hfo and sin, respectively, at a gap of 50 nm, i.e., a 4.75-db larger electrostatic force is generated by the Hfo device than by the sin device for the same input voltage.
because a thinner dielectric material corresponds to a larger electrostatic force, one should choose the thinnest possible dielectric layer that can withstand the maximum operating voltage without exceeding the breakdown field of the dielectric. Hence, the thickness of the Hfo dielectric (t d ), V BD , and V collaPsE are considered as optimization parameters in designing cmUTs for maximum electrostatic force for given input voltage during non-collapse transmit mode operation. a specific design example is given in section II-c.
C. Comparison of HfO and SiN Insulation Layers in Receive Mode CMUT Operation
To increase the sensitivity of a cmUT during receive mode operation using a low impedance receiver, the cmUT should be biased close to collapse [37] . Therefore the maximum operating V dc is V collaPsE for non-collapsed mode operation, which can be expressed as
where K is the stiffness of the membrane [38] . The collapse voltage will increase for any fixed vacuum gap if either the thickness of the dielectric increases or the dielectric constant decreases. Thus the advantage of a dielectric with higher κ insulation is a lower collapse voltage for the same insulation thickness as observed from (2) and (8) . a lower collapse voltage is advantageous in reducing the maximum dc operating requirements, especially in voltage limited situations such as cmUT-on-cmos integration [39] .
Given that η at collapse is
one can improve the receive sensitivity by reducing g eff using a dielectric layer with a higher κ. However, to capture both factors, reduction of collapse voltage and increase in the transformer ratio for a given vacuum gap thickness, one can use the transformer ratio evaluated at collapse and then normalize it to the corresponding collapse voltage itself. Using a normalization similar to (R F ) in (7), the ratio of the transformer ratio at collapse to the collapse voltage for a given gap and dielectric layer thickness (η norm_Vcol_d ) can be normalized to the case without the dielectric layer (η norm_Vcol_nd ). Hence, one can obtain R η as
In Fig. 3 , it is observed that the calculated R η has a similar variation as R F calculated for the electrostatic force ratio because R η simplifies to the fractional expression 
similar to Fig. 2 , using Hfo instead of sin one can achieve the same maximum receive sensitivity with smaller dc bias, or conversely one can achieve higher maximum receive sensitivity with the same available dc bias. For a typical case of 50-nm gap and 200-nm dielectric layer thickness, the gain will be 4.45 db. 
D. Insulation Design for a Practical CMUT
small gaps, very thin insulation, and high κ values are desirable to obtain better performance. However, practical design limitations such as the breakdown field strength (E bd ) of the insulation layer that can withstand at V collaPsE needs to be considered. cmUT design constraints such as desired pressure output and center frequency of interest are typically known for the target application. Then design parameters such as the gap, lateral geometry, membrane thicknesses, and mechanical properties such as stiffness and mass of the membrane are determined for a particular design. This means that V collaPsE is now only a function of t d of the dielectric in use. Thus, the nature of optimizing t d becomes an inequality problem since V collaPsE is a function of t d and cannot be greater than V BD = E BD t d for non-collapse mode cmUT operation, i.e.,
To determine the range of acceptable insulation layer thicknesses that are feasible for a particular gap design, the collapse voltage is calculated either with (8) or with the large-signal model used in [2] for higher accuracy to match the breakdown voltage at a particular thickness. as an example, this calculation is performed for Hfo layer cmUTs for a 35 × 35 μm square membrane. The thickness of sin above the top electrode varies such that the total membrane material thickness (including Hfo) is 2.2 μm with young's modulus of 110 GPa and Poisson's ratio of 0.22. The overall membrane stiffness is estimated using static finite element analysis (FEa) based on average membrane displacement to a uniform pressure on the electrode area of 25 × 25 μm 2 and including the effect of the Hfo layer. The stiffness (K) is then used in (8) to calculate V collaPsE .
by equating the collapse voltages at various gaps to the breakdown voltage of different thicknesses of Hfo films, 2 design curves are shown in Fig. 3 . note that an E BD of 4 mV/cm for Hfo is used to calculate the breakdown voltages of a particular thin film thickness, which is experimentally determined and described in section III. The difference between the design curves is the method used to calculate V collaPsE , which is based on 1) the parallel plate model (curve a in Fig. 3) in (8), and 2 ) the large-signal model (curve b in Fig. 3 ) being more accurate in modeling the stiffness of the square membrane, which results in higher collapse voltages than the simple parallel-plate equation. note that the cmUT device should be designed to operate more reliably by accounting for the fabrication inaccuracies, which may result in thinner dielectric thickness than expected. This can lead to lower dielectric breakdown voltages than predicted and can be handled by choosing a design point in the shaded region shown in Fig. 3 . For example, for a 50-nm gap, choosing a 100-nmthick Hfo satisfies design curve a with a R η = 0.8, which already accounts for the underestimated V collaPsE based on (8) . This is a practical and reliable design point such that the condition (12) is safely kept within bounds even if the fabricated device had a lower quality deposited Hfo. The true optimum point for R η performance for g 0 − x = 50 nm is when Hfo t d = 42 nm and can be seen when curve b crosses with 50 nm as the x-axis value. The true optimum point gives a marginally better R η = 0.9 (~10% increase); however, we decided to fabricate at t d = 100 nm for a better balance between performance and stability of the Hfo layer.
III. Hafnium oxide dielectric material Properties characterization
For accurate prediction and simulation of the cmUTs using high-κ material such as Hfo 2 , κ, and E bd should be experimentally characterized. a good prediction of E bd is critical to achieve electrical reliability and the thinnest possible thickness for the dielectric layer.
To calculate κ and measure E bd of the Hfo thin film, test capacitors on copper bottom and aluminum top electrodes were fabricated. copper was chosen for the bottom electrode due to the material's low resistivity and the process similarity to the growth of Hfo on copper sacrificial layer during the cmUT fabrication process [40] . because the nucleation rate of Hfo may differ on various material surfaces, affecting its thickness per cycle of deposition [41] , the Hfo film on top of a copper bottom electrode was characterized to best replicate the surface conditions used in the cmUT fabrication process. both top and bottom electrodes are 1300 Å and a 50-nm Hfo dielectric layer was deposited using a cambridge nanotech Fiji F202 system at 250°c. The thickness of the ald film was measured with a Woollam m-2000 ellipsometer, with a recipe Fig. 3 . a plot of the ratio of transformer ratios normalized to the collapse voltage r η for Hfo and sin insulation cmUTs compared with the ideal case of parallel plate with no insulation. design curve a is based on V collaPsE calculated from (8) , and design curve b is based on V collaPsE calculated from a large signal model. Ebd of Hfo used in calculation is 4 mV/cm. shaded area is acceptable design space.
that was calibrated for the specific copper layer that the Hfo was deposited on. a mean squared error of 27.5 Å and an average refractive index of 2.06 was measured for the Hfo thin film on top of sputtered copper, which is close to literature values [42] . a fluorine-based reactive ion etching (rIE) recipe (discussed in section IV) was used to etch open the area over the bottom electrode copper bond pads used for external electrical characterization.
The capacitance of the test capacitor, measured using a standard probe station and agilent b1500 semiconductor analyzer (agilent Technologies Inc., santa clara, ca), is shown in Table I , where other capacitor parameters are also summarized. The average capacitance value over 10 capacitor measurements was used to calculate the average dielectric constant of the Hfo based on 50-nm thickness and designed capacitor electrode surface area. The variation in capacitance measured can be due to the nonuniformity of the actual Hfo thickness deposited. a typical c-V measurement was obtained by sweeping between −15 V to +15 V with a 0.3-V step. The ac voltage level applied was at 0.25 V, while the frequency of the ac signal was held at 100 kHz. all measurements were carried out at room temperature.
subsequently the dielectric breakdown of the Hfo deposited at 250°c was also measured and the corresponding I-V curve is shown in Fig. 4 . The measured E bd is ~3.9 ± 0.1 mV/cm as shown in Fig. 4 where the measured V BD is 20.5 V for a 50-nm film. The retrace shows that breakdown phenomenon has occurred on the thin dielectric film and it behaves like a resistor instead of a capacitor.
IV. Fabrication of cmUT with Hafnium oxide Insulation layer
The fabrication method used in this investigation is similar to that of the low temperature silicon nitride process previously described in Knight et al. [7] and will be summarized in this paper along with the new steps. The novel steps, including the Hfo insulation layer and using a copper sacrificial layer will be discussed in greater detail, and are schematically described in the cmUT fabrication process flow shown in Fig. 5 .
starting with a 4′′ 〈100〉 silicon wafer, a 3-μm thermal oxide is grown for passivation from the substrate. a 120-nm layer of chromium is then sputtered and patterned to form the bottom electrode of the cmUT. after this step, 50 nm of copper is sputtered and patterned for the sacrificial layer (further the vacuum gap layer). both electrodes are sputtered with the Unifilm dc sputterer and achieved high thickness uniformity over the entire wafer. The gap thickness and its uniformity are critical because they affect the cmUT device performance, such as collapse voltage and pressure output for the given input voltage. both layers of patterning were achieved by using shipley sPr 1813 photoresist (dow chemical co., Torrance, ca). The chromium is wet etched via cr-7s chromium etchant (KmG Electronic chemicals Inc., Hollister, ca) and the copper by copper aPs 100 (Transene co. Inc., danvers, ma) diluted at 1:60 with deionized water. both etchants etched in the range of 4 to 8 Å/s at room temperature. chromium was chosen as the bottom electrode because the copper etchant does not etch chromium, and thus is suitable for selectivity when patterning the sacrificial layer without the need to introduce an extra dielectric passivation layer in between. Then, a 100-nm layer of Hfo is grown uniformly across the surface of the substrate at 250°c to form the top dielectric insulation. The thickness of this insulation is designed to operate near V collaPsE without exceeding the threshold of V bd as discussed in section III. For the Hfo cmUT device, operating at about 15 mHz center frequency, the thickness of the insulation is designed as 100 nm. This is not the optimum thickness for this particular device configuration; however, it is also a safe thickness for other devices that work at higher frequencies fabricated on the same wafer. The ald recipe parameters used in Hfo deposition are summarized in Table II . The precursor used in this study is Tetrakis (dimethylamido) hafnium (IV) (TdmaHf) along with cambridge nanotech's Fiji F202 ald system. For the sin insulation layer cmUT device, a thickness of 200 nm was deposited instead of Hfo. To avoid material defects such as pinhole effects and voids in the sin thin film, we did not deposit below this thickness for the particular low stress PEcVd recipe. Pinhole and void-like defects can adversely affect both mechanical and electrical properties of the sin material.
To minimize the oxidation of the copper sacrificial layer, which can introduce additional surface roughness, the substrate is loaded onto the ald chuck at 25 to 35°c in the load lock area and subsequently reduced to a vacuum pressure of 0.5 Torr range before entering the main ald deposition chamber. because of the vacuum environment inside the ald chamber, the oxidation rate is very slow at 250°c. The average growth rate observed is 1.15 Å/cycle and an average of 10 to 20 cycles is needed before nucleation of the first layer of hydroxyl groups forms to create the first molecular layer of Hfo on top of the copper sacrificial layer. To control this slight delay in nucleation is challenging, and thus it is accepted as a small source of error when measuring the deposition rate within the first 100 cycles.
To form the top electrode, a 300-nm layer of alsi 1% is evaporated and patterned through lift-off. alsi is chosen due to its good adhesion, relatively high electrical conductivity, and linear thermal coefficient similar to that of copper (22 × 10 −6 /°c for alsi versus 16.7 × 10 −6 /°c for copper). The similarity in coefficient of thermal expansion between the aluminum and copper helps with reducing thin film stress and peeling of the top electrode. after depositing 1 μm of sin for the membrane formation, small release holes are drilled via rIE to the copper sacrificial layer to allow copper etchant aPs 100 to come in for a wet release. a separate sulfur hexafluoride (sF 6 ) chemistry was also used to etch the Hfo layer compared with the standard cHF 3 chemistry used to etch sin. Etching rates of 5 and 58 nm/min are observed for the release hole etching in Hfo and sin, respectively. after the release, the wafer is placed back into the PEcVd for sealing at 900 mTorr and further thickening to a desired 2.2-μm total thickness. a final step of opening the electrical bond pad connections for testing is needed via rIE. The test array geometry parameters are summarized in Table III .
V. cmUT characterization and comparison
To compare the performance of cmUTs with Hfo and sin , insulation layers, cmUT elements with identical geometry and 50-nm vacuum gap were fabricated by the method described in section IV. The only difference between these wafers is the method followed for the formation of dielectric insulation. The Hfo and sin thicknesses are 100 and 200 nm, respectively. The device geometry for the comparing test arrays are summarized in Table III and the fabricated cmUT devices are shown in Fig. 6 . both devices are diced from the main substrates and secured side by side to the same Pcb testing board for wirebonding of the bond pad connections. a 3-μm layer of parylene-c is coated over the devices, exposed wirebonds, and Pcb traces, and the devices are submerged for acoustical characterization in water. With the 2 devices side by side on the same Pcb, physical setup variations such as alignment changes to the hydrophone are minimized to achieve a reliable comparison study.
A. Transmit Performance Characterization and Comparison
both devices were measured in the same setup using the same pulser. a 28-ns unipolar pulse generated by a custom design pulser excited the transducers and the transmitted pressure was measured with a hydrophone (HGl0085, onda corp., sunnyvale, ca).
The pulse amplitudes were increased to a point that maximizes the output peak-to-peak pressure observed by the hydrophone, meaning the full gap swing of the membrane. The spectra of the received signals were also monitored to make sure that the devices operated in the non-collapsed mode. no dc bias was applied with this short pulse to achieve maximum output pressure with full-gap swing [2] . Pulse amplitudes of 32 and 60 V were found to reach maximum output pressure for Hfo and sin insulation devices, respectively. note that the collapse voltages of the devices were 21 and 42 V for Hfo and sin insulation devices, respectively. Therefore, the devices needed to be driven 50% higher than their collapse voltages for full swing operation with this particular pulse width. The hydrophone outputs from the devices at the maximum pressure points are shown in Fig. 7 . The pressure output signals are very similar in shape as well as amplitude, meaning that both devices are fabricated with good uniformity and could be used for a fair performance comparison. The same peak output pressure measured on the hydrophone shows that both devices achieved full gap swing. The frequency responses are similar with a center frequency of 16.5 mHz. The detailed comparison of the transmit mode performance is depicted in Fig. 8 , which plots the hydrophone output voltage as a function of the pulse amplitude. a nonlinear dependence of the output pressure to input pulse amplitude is observed. as expected, both devices reach the same maximum pressure, which is limited by the vacuum gap thickness. However, the cmUT with the 100-nm Hfo layer reaches maximum pressure with a 32-V pulse whereas a 60-V pulse is required for the cmUT with 200-nm sin layer. Therefore, there is ~2 times improvement in transmit sensitivity with no dc bias case. This is in reasonable agreement with the simple parallel plate model prediction in Fig. 2 .
B. Receive Performance Characterization and Comparison
To compare receive performance of cmUT elements, a 15-mHz piezoelectric transducer was used as a transmitter. The cmUT elements were connected to a Panametrics Pulser/receive (model 5072r, Panametrics, Waltham, ma; 500 Ω input impedance) using a coaxial cable with 60 pF capacitance (180 Ω impedance magnitude at 15 mHz). We note that the impedance magnitude of both sin and Hfo cmUTs due to their active capacitance and parasitic capacitances from wirebonding are greater than 5 kΩ. The effective receiver impedance magnitude resulting from the receiver input, and parasitics due to the cable and wirebonding is ~130 Ω. This is a low impedance termination for the cmUT, as considered in the simplistic calculations shown here, compared with an open circuit termination. during the measurements, both cmUT elements were centered with respect to the piezoelectric transducer and absolute transmitter-receiver distances were kept the same. Fig. 9 shows the received signal amplitude, whereas the dc bias voltage is varied from 0 V up to each cmUT's collapse voltage.
Two important conclusions can be made about the receive performance. First, the 100-nm Hfo insulation device has half the collapse voltage of the 200-nm sin device. This is desirable because this will allow operation of the cmUT close to collapse at lower voltages. second, the maximum receive signal from the Hfo device is ~2.2 times that of the sin device at collapse, indicating an absolute gain in receive signal level with low impedance termination. When normalized to the collapse voltage of each cmUT, there is about 4 times improvement in the receiver performance. although this is not a direct validation of the simplistic analysis results, it is in reasonably good agreement with the trend indicated in Fig. 3 , especially considering that the gap is reduced and there is significant membrane curvature very close to membrane collapse.
C. Preliminary Stability Testing of HfO Insulation Layer
an initial test was performed to observe the stability of the Hfo insulation layer under high electric field during operation. The device tested was a 23 mHz center frequency cmUT with 100 nm Hfo insulation. The cmUT was biased at 35 V (88% of V collaPsE ) while a piezoelectric transducer was used as the transmitter. due to the particular mask design, the dc bias was applied directly on the Hfo film, without a vacuum gap, in many locations resulting in an electric field strength of 3.5 mV/ cm. Therefore, during the ~4-h-long test the Hfo film was under significant electric field, corresponding to 88% of the E bd . Fig. 10 shows that the peak-to-peak received signal from the cmUT had a standard deviation of 3.7% from the mean. because this variation is less than 0.3 db, this initial measurement shows that the cmUTs with Hfo insulation layers are stable at least for short-term use.
VI. conclusion
We investigated the performance improvement of ald high-κ insulation layers in cmUTs using a simple parallel plate model. as an example, we used Hfo as compared with the PEcVd si x n y insulation used in low temperature cmUT fabrication. Theoretical and experimental characterization of Hfo 2 insulation cmUTs demonstrated significant advantages especially for vacuum gaps below 100 nm. switching to ald deposited Hfo 2 can also allow low temperature fabrication of insulation layers with thickness below 100 nm without compromising the quality of the film as compared with PEcVd si x n y. Experiments on 16.5-mHz cmUTs with 100-nm Hfo and 200-nm sin insulation layers show that maximum transmit voltage requirement is reduced by one-half for the same 50-nm vacuum gap device. The receive output is improved by 2 times with low impedance termination while reducing bias voltage requirements by one-half. Integration of the low temperature ald Hfo 2 material into the cmUT-oncmos fabrication process is currently underway. . Experimental cmUT receive data comparing the rx sensitivity of the 2 cmUTs. Hfo device can achieve ~2.2 times the receive voltage using half the dc voltage compared with sin. Fig. 10 . stability test with piezoelectric transducer transmitting and cmUT receiving.
